Absrracr-In this paper, for the first time, we report a study on the hot carrier reliability performance of Single Halo (SH) thin film Silicon-on-Insulators (SOI) nMOSFETs for mixed signal applications. The single halo structure has a high pocket impurity concentration near the source, end of the chandel and a low impurity concentration in the rest of the channel. Besides having excellent dc output characteristics, better Va -L roll-off control, lower DIBL, higher breakdown voltages and kink free operation, these devices show higher ac transconductance, higher output resistance and better dynamic intrinsic gain (g,R. 
INTRODUCTION
The advantages of SO1 MOSFETs over their bulk counterparts are: simple dielectric isolation, elimination of latch up, reduced Short Channel Effects (SCE), better radiation performance, and lower Hot Carrier Effects (HCE) [I] . The SO1 technology has also shown great potential for mixed mode and analog applications 121. SO1 also offers potential for low voltage, low power, and high-speed applications. One of the main advantages in SO1 structure is that, it introduces dramatic improvement in noise decoupling between digital and analog circuits on the same substrate.
because of buried oxide. The analog SO1 CMOS switch has shown distinct advantages in comparison to bulk. However, the reliability performance of SO1 MOSFETs is crucial for their use in deep submicron technology, particularly 'in System-on-Chip (SoC) applications. Till recently, reliability implications of MOSFETs in analog domain have not been reported much, because of the long channel transistors being used. However, the reduction of the effective gate length leads to a substantial increase of hot canier effects [3] The hot-camer induced degradation in SO1 devices is more complex than that of bulk devices due to the presence of two interfaces. The aggressive scaling of devices further aggravates this problem because of an increase in the electric fields. The high electric field can provide sufficient energy to the channel camers so as to cause impact ionization. The large number of highly energetic camers will damage not only the front interface, but also the back interface. In fully depleted devices the camer transport a t one channel will be affected by the defect generation at the other interface. There exists a difference between analog and digital operation conceming the device parameters of importance and their related circuit parameters, In digital operations, circuit delay is the dominant circuit parameter; therefore drain current drive capability is the most important device parameter to be considered as a measure of degradation. No doubt this is an important parameter i n analog case too, but we have to also consider device parameters like threshold voltage and small-signal parameters, like transconductance and drain conductance, which have direct implications on the performance of an analog circuit. In an analog circuit good matching is an essential demand, as paired or exactly weighed devices are used, whose properties will determine the accuracy of differential stages and current mirrors. The most 'common degradation is the threshold voltage shift by the charges trapped at the opposite oxide interface because of interface coupling effects [4] . Degradation in the threshold voltage and drain current will increase the mismatch between analog-paired devices. This will adversely affect the offsets, accuracy, and resolution of the circuit. The other CHC induced degradations occur in gain, frequency response, and linearity, due to the degradation of small-signal parame(ers of' the device. The degradation in the noise will increase the signal to noise ratio of the circuit.
Typically, CMOS device design has been optimized for digital applications even for aggressively scaled channel 0-1803-1651-W031$l1.00B2003 EEE length devices. However the same rules may produc'e a poor analog performance due to short channel effects (SCE). Thus it becomes necessary to optiFze the existing CMOS logic technologies, so that they are compatible with the conventional CMOS process, and at the same time lead to improved performance in mixed-mode systems. MOSFET device design has been engineered by different approaches for the alleviation of these disadvantages. Different approaches like sourceldrain engineering, channel engineering and gate work function engineering have been implemented for the alleviation of these disadvantages. Channel engineering has been widely used to improve the short channel performance. Asymmetric single halo (SH) MOSFET structures have been introduced for bulk [5] [6] as well as for SO1 MOSFETs [7] to adjust the threshold voltage and improve the device SCE and hot carrier effects (HCE). These devices also,achieve higher drive currents by exploiting the velocity overshoot phenomenon To evaluate the hot-canier reliability performance of MOS devices in analog operation, a different approach has to be followed compared to the. evaluation in digital domain, because the operating points of MOS transistors in digital and analog CMOS circuits differ significantly. The different degradation mechanisms which affect the device under analog operating conditions are channel hot carrier (CHC) stress, biis temperature (BT) stress and oxide stress [14] . Among these CHC stress and BT stress need specific analog approaches. This islnecessary so as to reveal the relevant information for analog operation. The'CHC stress can occur while the device is in the active mode, whi!e the BT and oxide stress can occur while the device is iri'ihe power down mode [14] .
DEVICE FABRICATION
The devices used in this work are fabricated on SIMOX wafers. Standard CMOS technology has been used for the fabrication. The CON SO1 and SH SO1 n-MOSFETs have been fabricated on the same wafer. The threshold voltage adjustment of the CON-SO1 MOSFETs is done before the gate oxidation, whereas the implant for the SH SO1 devices is done after the gate formation at a tilt angle of 15' from the source side. E-heam lithography is used to define the polysilicon gate. The thickness of the gate oxide, Si film and buried oxide are 3.9 nm, SO nm, and 180 nm respectively. The devices had a sourceldrain extension in addition to deep sourceldrain junction. A two-step Titanium silicidation process with Ge pre-amorphization is implemented to control the silicide depth and reduce the series contact resistance. The first step anneal is 450°C, 3 min fo;lowed by a selective etch to remove TiN and unreacted Ti. The second step is 78OoCC, 30 seconds. Such a low temperature silicidation reduces the dopant redistribution. which is important to realize SH profiles in the deep suh-micrometer regime [7] .
EXPERIMENTAL RESULTS AND DISCUSSIONS
To study the CHC stress under analog operations, the device parameters of importance are transconductance, output conductance, gate voltage shift (offset voltage), and drain current. Due to the absence of body contact in SO1 MOSFETs it'is not easy to find the. bias points (VDs and VcS) at which the maximum CHC damage will take place i.e. where normally the maximum substrate current occurs, A bias point was chosen, assuming that the worst case for CHC degradation is approximately at VGs=VDfl [15] . The devices were stressed up to 10,000 s to find the time dependence of the degraded parameters. The crucial analog parameters, transconductance, output resistance, and offset voltage were measured under the small-signal analog operating conditions using different methodologies. However post-stress measurement conditions were kept identical to the pre-stress measurements. AC small-signal measurements were made using HP 4284 LCR meter at a frequency of 10 kHz with signal level of IO mV.
Experiments were performed to see the degradation of different parameters as a function of stress time. The devices were stressed under DC stress conditions at VDs=4 Vand at VGS= VDs/2 V. The drain current shift AIka,/IDsa, obtained in a single device will appear as a current shift in an analog circuit [16] . Fig. 1 shows the shift in the saturation drain current measured at fixed VGs-V, of 0.2 V for both CON and SH SO1 nMOSFETs. Under identical stress conditions it is observed that SH SO1 MOSFET shows lesser degradation. under DC stress conditions. Gate voltage was measured, to produce the same pre-stress current at V,,=0.7 V. The measurement was done at small-signal for V.,=IO mV and f= I O kHz. . .
TENCON
Virgin SH SO1 MOSFETs were also stressed in the reverse mode i.e. halo doping on the drain side, achieved by reversing the source and drain. The DC stressing conditions were kept same. It was observed that degradation in transconductance and drain current was large even compared to CON SO1 MOSFETs. The large degradation in reverse mode is attributed to the higher peak of electric field near the drain junction, which results due to the halo being near the drain side. To understand this, simulated electric fields were plotted for the various cases. The actual process parameters used in the fabrication were fed to the process Fig. 5 . The illustration clearly shows the peak electric field is highest for SH reverse mode of operation, whereas SH forward mode has lower peak of lateral electric field than the CON SO1 MOSFET. .Thus SH in forward mode will have better reliability than the CON SO1 MOSFETs. 
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